Table 2-1. Glossary of Symbols

Symbol	Definition
EA	Effective operand address; the address from which the operand will be obtained. This is determined only after all selection of sectors, indexing, and indirect address- ing required have been performed.
n	Specified number of shifts to be performed.
N	Two's complement of the number of shifts to be performed.
ADB	Address Bus
INB	Input Bus
OTB	Output Bus
PMI	Previous Mode Indicator - associated with Extended Address ing Model 516-05, 06
DP Mode	Double Precision Mode associated with Model 516-11
A	A-Register (16-bits)
Р	Program Counter (16-bits) -
В	B-Register (16-bits)
E	E-Register (16-bits)
X	Index Register (16-bits)
M	M-Register (16 bits)
C	C-bit (1 bit)
	Replaces
	Is exchanged with
	Is discarded
\wedge	Logical AND
V	Logical OR
+	Exclusive OR
+	Algebraic Addition
ана () ана с	Contents of a hardware register (e. g., (A) = contents of A-Register)
[]	Contents of core location specified by (e. g. [EA] = con- tents of core location specified by EA)
Т	Tag Bit (bit 2 of instruction word)
MR	Memory Reference Instruction
G	Generic Instruction
SH	Shift Instruction
IO	Input-Output Instruction

2-2

 \mathcal{I}

Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
Load and St	ore					
CRA	G	140040	Clear A	O → (A)	1	0.96
IAB	G	000201	Interchange A and B	(A) = (B)	1 · ·	0.96
IMA	MR	13	Interchange Memory and A	(A) = [EA]	3	2.88
INK	G	000043	Input Keys	$(C) \rightarrow (A)_{1}$	1	0.96
				$(DP Mode) \rightarrow (A)_2$		
				$(PMI) \rightarrow (A)_3$		
				$O \rightarrow (A)_{4-11}$		
				Shift Count \rightarrow (A) 12-16		
L'DA	MR	02	Load A	[EA] → (A)	2	1.92
LDX	MR	15	Load X	[EA] → (X)	3	2.88
		T = 1		[EA] → [00000]		· .
				DTE		-
			However, if india	cannot be indexed. sect addressing is direct address can usual manner.		
отк	G	171020	Output Keys	(A) ₁ → (C)	2	1.92
				$(A)_2^{1} \rightarrow (DP Mode)$		
				$(A)_{3}^{2} \rightarrow (PMI)$	-	
				$(A)_{12-16} \rightarrow \text{Shift Count}$		
STA	MR	04	Store A	(A) → [EA]	2	/ 1.92
STX	MR	15	Store X	(X) → [EA]	2	1.92
		T = 0				
			NC	DTE		
			However, if indir	direct address can		
Arithmetic						
ACA	G	141216	Add C to A	$\begin{array}{l} (A) + (C) \rightarrow (A) \\ Overflow status \rightarrow (C) \end{array}$	1	0.96
ADD	MR	06	Add	$(A) + [EA] \rightarrow (A)$ Overflow status \rightarrow (C)	2	1.92
AOA	G	141206	Add One to A	$\begin{array}{l} (A) + 1 \rightarrow (A) \\ \text{Overflow status} \rightarrow (C) \end{array}$	1	0.96

the second second

Sec. 10

1. S. S. S.

Mnemonic	Type	Op Code	Definition	Description	No. of Cycles	Time (µsec)
SUB	MR	07	Subtract	(A) - $[EA] \rightarrow (A)$ Overflow status $\rightarrow C$	2	1.92
TCA	G	141407	Two's Comple- ment A	~ (A) → (A)	1.5	1.44
Logical			· · · · · · · · · · · · · · · · · · ·			
ANA	MR	03	AND to A	(A) ∧ [EA] →(A)	2	1.92
				EXAMPLE: (A) 0 1 0 1 [EA] 0 0 1 1 RESULT IN A 0 0 0 1		
CSA	G	140320	Copy Sign and Set Sign Plus	$ \begin{array}{c} (A)_{1} \rightarrow (C) \\ O \rightarrow (A)_{1} \end{array} $	1	0.96
CHS	G	140024	Complement A Sign	$\overline{(A)}_{1} \rightarrow (A)_{1}$	1	0.96
СМА	G	140401	Complement A	$\overline{(A)} \rightarrow (A)$	1	0.96
ERA	MR	05	Exclusive OR to A	$(A) \forall [EA] \rightarrow (A)$ $EXAMPLE: \qquad (A) \qquad 0 0 1 1$ $[EA] \qquad 0 1 0 1$	2	1.92
SSM	G	140500	Set Sign Minus	$\frac{[LA]}{RESULT IN A} = 0 1 0 1 0 1 0 1 0 0 $	1	0.96
SSP	G	140100		1		0.96
55 F	u .	140100	Set Sign Plus	$O \rightarrow (A)_1$	1	0.90
Shift						r
ALR	SH	0416N	Logical Left Rotate	The A register is shifted	1 + n/2	0.96 / + 0.481
				left, end-around (n) po- sitions. A_1 is shifted out to A_16 and the C bit. The C bit takes the state of the last bit shifted into		
ALS	SH	0415N	Arithmetic Left Shift	A_{16}	1 + n/2	0.96 + 0.481
				Overflow status \rightarrow (C) The A register is shifted		
				The A register is shifted left (n) positions. If shifting causes a change in the sign of A at any time during the instruction, the C bit is set. If the sign is not changed, the C bit is		
				reset. After 16 or more shifts, the A register con- tains ZERO.		

Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
ARR	SH	0406N	Logical Right Rotate		1 + n/2	0.96 + 0.48
•				The A register is shifted right, end around (n) po- sitions. Bits shifted out	l + n/2	0.96 + 0.48
				of A_{16} enter A_{1} and the C bit. The C bit takes the state of the last bit shifted into A_{1} .	Y.	
ARS	SH	0405N	Arithmetic Right Shift		1 + n/2	0.96 + 0.48
		1. A.		The A register is shifted right (n) positions. The sign bit (A ₁) does not		
				change; it is shifted into vacated positions of the register. Bits shifted		
				out of A16 enter the C bit. The C bit takes the state of the last bit		
				shifted out of the regis- ter. If 15 or more shifts are specified, all stages of the A register will be		
LLR	SH	0412N	Long Left Rotate	the same as the sign bit. $C = \begin{bmatrix} A_1 & A_{16} \end{bmatrix} = \begin{bmatrix} B_1 & B_{16} \end{bmatrix} = \begin{bmatrix} B_{16} \end{bmatrix} =$	1 + n/2	0.96 + 0.48r
				The A and B registers are treated as a single 32-bit register and shifted left, end around,		+ 0.401
				(n) positions. Bits shifted out of B_1 enter A_{16} ; bits shifted out of		;
				A ₁ enter B_{16} and the C bit. Bits shifted out of C bit are discarded.		•
				The C bit takes the state of the last bit shifted into B_{16} .		

.

Sec. and

1

D. Mar. W

(Investige

Survey and a survey of the

attra consider

2-5

 $\sum_{i=1}^{n}$

ļ

Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
LLS	SH	0411N	Long Arithme- tic Left Shift		1 + n/2	0.96 + 0.48
				Overflow Status \rightarrow (C)		1.01.40
				The A and B registers are		
				treated as a single 31-bit register (B ₁ is not		
				changed) and shifted left n positions. ZEROs are		
				shifted into vacated po- sitions through B ₁₆ .		
				Bits shifted out of B2		
				enter A ₁₆ . If at any time during the instruction the	- ·	
				sign of the A register $(A)_1$ is changed, the C		
	÷.,			bit is set. If at the end		
				of the instruction the sign has not been		
				changed, the C bit is reset. If 31 or more		
				shifts are specified, the A and B registers con-		;
				tain ZERO (except for B ₁ ,		
LGL	SH	0414N	Logical Left	which is unchanged).	1 + n/2	0.96
LUL	DIT	041410	Shift		1 T 11/2	+ 0.48
				The A register is shifted left (n) positions. ZEROs		
			•	fill in vacated bit positions.		
				A ₁ is shifted to the C bit. Bits shifted out of C are		
				discarded. After 16 or more shifts, the A regis-		1 .
				ter contains ZERO. The C bit takes the state of		
				the last bit shifted out of		
LGR	SH	0404N	Logical Right	the register. $0 \longrightarrow A_1 \qquad A_{1e} \longrightarrow C \longrightarrow C$	1 + n/2	0.96
			Shift			+ 0.48
				The A register is shifted right (n) positions.		
				ZEROs fill in vacated bit positions. A_{16} is		
				shifted to the C bit. Bits		
				shifted out of C are dis- carded. After 16 or more		
				shifts, the A register con- tains ZERO. The C bit		-
			.	takes the state of the last bit shifted out of the		
				register.		

1	Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
1	LLL	SH	0410N	Long Left Logical Shift		l + n/2	0.96 + 0.48n
					The A and B registers are treated as a single 32-bit register (A being the most signif- icant) and shifted left n positions. Zeros are shifted into vaca-		
					ted positions of B. Bits are shifted from B_1 to A_{16} . Each bit shifted out of A_1 en-		
					ters the C bit. Bits shifted out of the C bit are discarded. If 32 or more shifts are specified, the A and		
					B registers will con- tain ZERO. The C bit takes the state of the last bit shifted		
L	RL	SH	0400N	Long Right Logical Shift	out of the register. $0 \rightarrow A_1 A_{16} \rightarrow B_1 B_{16} \rightarrow C_1$	+ n/2	0.96 + 0.48n
					The A and B registers are treated as a single 32-bit register (A being the most		
					significant) and shifted right n positions. Bits shifted out of A ₁ enter B ₁ . Bits shifted out of B ₁₆ en-		
					ter the C bit. Bits shifted out of C bit are discarded. ZEROs are shifted into vacated positions through		
					A ₁ The C bit takes the state of the last bit shifted out of the register. If 32 or more shifts are specified, the A and B registers will contain ZERO.		

.

toring The State The State State

ار م

() A

Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
LRR	SH	0402N	Long Right Rotate	$\begin{bmatrix} A_1 & A_{16} \end{bmatrix} \rightarrow \begin{bmatrix} B_1 & B_{16} \end{bmatrix} \rightarrow \begin{bmatrix} C \\ C \end{bmatrix} \rightarrow \begin{bmatrix} C \\ C \end{bmatrix}$	1 + n/2	0.96 + 0.48n
				The A and B registers are		
				treated as a single 32-bit register (A being the most		-
				significant) and shifted right, end-around (n) po-		
				sitions. Bits shifted out of A_{16} enter B_1 . Bits		
r .				shifted out of B ₁₆ enter		
				A ₁ and the C bif. Bits shifted out of C are dis-		
1				carded. The C bit takes the state of the last bit		
			p-	shifted into A ₁ .		
LRS	SH	0401N		$\begin{bmatrix} A_1 \\ - \end{bmatrix} \begin{bmatrix} A_2 \\ A_1 \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ B_2 \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ B_2 \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - \end{bmatrix} \begin{bmatrix} B_2 \\ - \end{bmatrix} \begin{bmatrix} B_1 \\ - $	7	
			Long Arithme- tic Right Shift		1 + n/2	
	-			register (B ₁ is not		+ 0.48n
				changed)`and shifted right (n) positions. The sign		•
				bit, in A ₁ , is not un- changed; it is propagated		
		-		into vacated positions of the register. Bits shifted		
				out of A ₁₆ enter B ₂ . Bits shifted out of B ₁₆ enter		
				the C bit. (Bits shifted out of the C bit are dis-		e e e e e e e e e e e e e e e e e e e
				carded.) After 30 or		
				more shifts, both regis- ters are filled with the		j.
				sign of the A register, except for B, which is un-		
	• .			changed. The C bit takes the state of the last bit shifted		
				out of the register.		

No.

P

(***

*

£ 3007

é Kasa

.

Table 2-2. (Cont) DDP-516 Instruction Repertoire

			Table DDP-516 Ins	2-2. (Cont) truction Repertoire		
Mnemonic	Type	Op Code	Definitio	n Description	No. of Cycles	Time (µsec)
Input-Outpu	.t.	For I/O D	iscussion see	e Section III INA		
INA	10	54	Input to A	(M) ₇₋₁₆ (ADB) ₇₋₁₆	2	1.92
		For INA Codes		NO DEVICE YES		
		see Appen- dix		EXECUTE NEXT		
				INSTRUCTION NO (M)7=1? YES		
				$(A) \vee (INB) \longrightarrow (A)$ $(INB) \longrightarrow (A)$		
				GENERATE RRL ACKNOWLEDGE STRO BE		
				SKIP NEXT INSTRUCTION		
ОСР	ю	14 For OCP codes see Appendix	Output Control Pulse	(M) 7-16 GENERATE OCP CONTROL PULSE	2	1.92
						Ĵ
ΟΤΑ	IO	74 For OTA codes see	Output from A	(M) ₇₋₁₆ (ADB) ₇₋₁₆	2	1.92
		Appendix		NO DEVICE READY ? YES		
				EXECUTE (A)→ (OTB)		
				GENERATE RRL OUTPUT AND ACKNOWLEDGE STROBE		

SKIP NEXT INSTRUCTION

Down of

•				DDP-516 Instr	uction Repertoire		
	Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
	ѕмк	IO	74 For SMK codes see Appendix	Set Mask (Spe- cial OTA)	 (A) → (OTB) Generate SMK pulse to transfer output bus to external device mask flip-flops. This in- struction does not skip. 	2	1.92
	SKS	10	34 For SKS codes see Appendix	Skip if Ready Line Set	$(M)_{7-16} \rightarrow (ADB)_{7-16}$ $(M)_{7-16} \rightarrow (ADB)_{7-16}$	2	1.92
					EXECUTE SKIP NEXT		
	Control :	<u></u>	·····		INSTRUCTION		
	CAS	MR	11	Compare	Algebraically compare (A) and [EA]	3	2.88
					<pre>If (A) > [EA], execute next instruction If (A) = [EA], skip next instruction If (A) < [EA], skip two in- structions</pre>		
	ENB	G	000401	Enable Pro- gram Inter- rupt	Set machine status to per- mit interrupt. The per- mit interrupt status will not take effect until the instruction immediately following ENB is com- pleted. (PI indicator lights.)	1	0.96
	HLT	G	00000	Halt	Sets machine to halt mode. No further instructions or interrupts will be serviced until the console START button is pressed, at which time normal execu- tion resumes.		
	INH	G	001001	Inhibit Pro- gram Inter- rupt	Resets "permit interrupt status" to prohibit standard or priority interrupts. (PI indicator is extin- guished.)	1	0.96

	ole 2-2.	
DDP-516	Instructi	on Repertoire

	Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
	IRS	MR	12	Increment, re- place and Skip	$[EA] + 1 \rightarrow [EA]$ If $[EA] + 1 = 0$, skipnext instruction	3	2.88
	ЈМР	MR	01	Unconditional Jump	$EA \rightarrow (P)$ Next instruction to be exe- cuted is at location EA.	1	0.96
	JST	MR	10	Jump and Store Location	$(P_{3-16}) \rightarrow [EA_{3-16}]$ [EA _{1,2}] not changed EA ₃₋₁₆ + 1 $\rightarrow (P_{3-16})$	· 3	2.88
	NOP	G	101000	No Operation	Performs no operation. Computer proceeds to next instruction.	1	0.96
	RCB	G	140200	Reset C Bit	O → (C)	1	0.96
	SCB	G	140600	Set C Bit	1 → (C)	1	0.96
	SKP	G	100000	Unconditional Skip	Skip next instruction	1	0.96
	SLN	G	101100	Skip if (A ₁₆) One	If (A ₁₆) = 1: skip next instruction	1	0.96
	SLZ	G	100100	Skip if (A ₁₆) Zero	If (A ₁₆) = 0: skip next instruction	1	0.96
	SMI	G	101400	Skip if A Minus	If (A ₁) = 1: skip next instruction	1	0.96
н. 19	SNZ	G	101040	Skip if A Not Zero	If (A) ≠ 0: skip next instruction	1	0.96
	SPL	G	100400	Skip if A Plus	If (A ₁) = 0: skip next instruction	1	0.96
	SRI	G	100020	Skip if Sense Switch 1 is Reset	If Sense Switch 1 is OFF: skip next instruction	1	0.96
	SR2	G	100010	Skip if Sense Switch 2 is Reset	If Sense Switch 2 is OFF: skip next instruction	1	0.96
	SR3	G	100004	Skip if Sense Switch 3 is Reset	If Sense Switch 3 is OFF: skip next instruction	I	0.96

مور بالم <u>ار الم</u>

Table 2-2. (Cont)

DDP-516 Instruction Repertoire

Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
SR4	G	100002	Skip if Sense Switch 4 is Reset	If Sense Switch 4 is OFF: skip next instruction	1	0.96
SRC	G	100001	Skip if C Reset	If (C) = 0: skip next in- struction	1	0.96
SS1	G	101020	Skip if Sense Switch 1 is Set	If Sense Switch 1 is ON: skip next instruction	1	0.96
SS2	G	101010	Skip if Sense Switch 2 is Set	If Sense Switch 2 is ON: skip next instruction	1	0.96
SS3	G	101004	Skip if Sense Switch 3 is Set	If Sense Switch 3 is ON: skip next instruction	1	0.96
SS4	G	101002	Skip if Sense Switch 4 is Set	If Sense Switch 4 is ON: skip next instruction	1 	0.96
SSC	G	101001	Skip if C Set	If (C) = 1: skip next in- struction If Sense Switch 4 is ON: execute next instruction	1	0.96
SSR	G	100036	Skip if No Sense Switch Set	If no Sense Switches are ON: skip next instruction	1	0.96
SSS	G	101036	Skip if Any Sense Switch Set	If any Sense Switch is ON: skip next instruction	1	0.96
SZE	G	100040	Skip if A Zero	If (A) = 0: skip next in- struction	1	0.96
Half-Word			· .			
CAL	G	141050	Clear A, Left Half	$O \rightarrow (A_{1-8})$ (A ₉₋₁₆) are unchanged	1	0.96
CAR	G	141044	Clear A, Right Half	$O \rightarrow (A_{9-16})$ (A_{1-8}) are unchanged	1	0.96
ICA	G	141340	Interchange Characters in A	$(A_{1-8}) = (A_{9-16})$ A ₁ is interchanged with A ₉ , A ₂ with A ₁₀ , etc.	1	0.96

				L		
Mnemonic	Туре	Op Code	Definition	Description	No. of Cycles	Time (µsec)
ICL G	141140	Interchange and Clear Left Half of A	$(A_{1-8}) \rightarrow (A_{9-16})$ $O \rightarrow (A_{1-8})$ Bits 9-16 of A are re-	1	0.96	
ICR	G	141240	Interchange	placed with bits 1-8; bits 1-8 are cleared.		
			and Clear Right Half of A	$(A_{9-16}) \rightarrow (A_{1-8})$ $O \rightarrow (A_{9-16})$ Bits 1-8 of A are re- placed with bits 9-16; bits 9-16 are cleared.	1	0.96
L	1					

2-13

Table 2-2. (Cont) DDP-516 Instruction Repertoire

فجهرتها 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 100 Contract of